Logic Realization of Galois Field for AES SBOX using Quantum Dot Cellular Automata

Subash Kumar, C S (2023) Logic Realization of Galois Field for AES SBOX using Quantum Dot Cellular Automata. The Journal of Supercomputing, 79 (3). pp. 3024-3054. ISSN 0920-8542

[thumbnail of Logic Realization of Galois Field for AES SBOX using Quantum Dot Cellular Automata.pdf] Text
Logic Realization of Galois Field for AES SBOX using Quantum Dot Cellular Automata.pdf - Published Version

Download (264kB)

Abstract

With the growing technological trends in VLSI domain, quantum dot cellular automata (QCA) technology is slowly replacing CMOS technology due to its smaller feature size, high operating frequency and reduced power consumption. In the initial research phase, QCA has been used to implement various combinatorial and sequential circuits models, which are the fundamental blocks in various applications. Nowadays, researchers focus on the implementation of application-based designs using QCA. This motivated to implement the Galois field (GF) functions for SBox module in the most secure cryptography encryption standard AES with QCA. In AES, SBOX is the predominant power consumption modules. Hence, a research has been carried out to implement a compact QCA-based AES-SBOX with GF. This paper describes the implementation of our proposed QCA-based AES-SBOX with Galois field and analysis of various GF functional modules in terms of area, performance, energy and QCA cells used. The functional verification is performed using the simulated waveforms. © 2022, The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature.

Item Type: Article
Uncontrolled Keywords: AES SBOX; CMOS technology; Cryptography algorithms; Galoi field; Galois's fields; Quantum dot cellular automaton designer; Quantum-dot cellular automata; Small features; Technological trends
Subjects: C Computer Science and Engineering > Cryptography
E Electronics and Communication Engineering > Circuit Design
Divisions: Electrical and Electronics Engineering
Depositing User: Users 5 not found.
Date Deposited: 18 Jul 2024 04:12
Last Modified: 16 Aug 2024 10:58
URI: https://ir.psgitech.ac.in/id/eprint/809

Actions (login required)

View Item
View Item