FPGA Implementation of Multi-bit Error Detection and Correction Using Bose Chaudhuri Hocquenghem Code

Prathibha Nair, A and Manimegalai, R (2025) FPGA Implementation of Multi-bit Error Detection and Correction Using Bose Chaudhuri Hocquenghem Code. In: Advances in VLSI, Signal Processing and Wireless Communication. IEdTC 2023. Lecture Notes in Electrical Engineering. Springer, Singapore, pp. 389-408.

Full text not available from this repository.

Abstract

BCH–Bose Chaudhuri Hocquenghem code process is a class of cyclic code that is mainly used for multi-bit error detection and correction having applications in Data transfer in satellites, music and video players, DVDs, disk drives, USB drives, SSDs, cryptography, and 2-D bar codes. Hamming codes, a category of error-detecting and correcting codes, possess restricted correction capabilities and often feature fixed code lengths. In contrast, BCH codes exhibit greater flexibility and demonstrate superior performance in noisy environments. This work conducts a study on the use of BCH codes for detecting and correcting multi-bit burst errors and implementation of the same using Python and verifying the results on hardware using Verilog. The message bits are taken from the user and the parity bits are generated accordingly. Both the message and parity bits are transmitted via a channel which can introduce errors in the transmitted bits. The transmitted data is decoded and the errors are detected and corrected to get the message bits back at the receiver side. The process is simulated initially using MATLAB and then implemented using Python to analyze the results for different combinations of message and parity bits. Implementation of the same is done using Verilog on AMD Xilinx ZedBoard Zynq-7000 and a comparison is done to gain insights on the area and power utilized by BCH code for messages of various length.

Item Type: Book Section
Subjects: C Computer Science and Engineering > Data Transmission
Divisions: Computer Science and Engineering
Depositing User: Dr Krishnamurthy V
Date Deposited: 29 Sep 2025 06:42
Last Modified: 29 Sep 2025 06:42
URI: https://ir.psgitech.ac.in/id/eprint/1520

Actions (login required)

View Item
View Item