7/25/24, 3:18 PM Performance Analysis of FPGA Implementation of 4 x 4 Vedic Multiplier using different adder architectures | IEEE Conference ... IEEE.org IEEE Xplore IEEE SA **IEEE Spectrum** More Sites Donate Cart Create Account Personal Sign In -+) Access provided by: Sign Out My Settings ✓ Help ✓ Browse 🗸 PSG Inst of Tech & Applied Research Access provided by: Sian Out PSG Inst of Tech & Applied Research All Q ADVANCED SEARCH

Conferences > 2023 Second International Con...

Performance Analysis of FPGA Implementation of 4 x 4 Vedic Multiplier using different adder architectures

Publisher: IEEE Cite This DF

<< Results

Deepa M ; Varssha B ; Srivarsa T ; Hariprasath K All Authors •••



Abstract

Document Sections

I. Introduction

- II. Vedic Multiplier
- III. Vedic 4x4 Multiplier Using Various Adder Architectures
- IV. Comparison of Various Adder Architectures
- V. Conclusion
 - Authors
 - Figures
 - References
 - Kevwords

Metrics

More Like This

Abstract:

Down

PDF

High-speed applications, such as signal processing and image processing, require fast computations, which in turn require high-speed multiplications. Multipliers are the ... **View more**

C

Alerts

Manage Content Alerts Add to Citation Alerts

✓ Metadata Abstract:

High-speed applications, such as signal processing and image processing, require fast computations, which in turn require high-speed multiplications. Multipliers are the most essential components in signal processing systems and are used for various operations such as filtering, modulation, coding, and decoding. Therefore, the development of high-speed multipliers is crucial for meeting the demands of modern digital signal processing applications. There are various techniques used to design high-speed multipliers, such as parallel multipliers, array multipliers, and carry save multipliers. These techniques help in producing fast and efficient multipliers that are capable of meeting the demands of high speed applications. The multiplier blocks are considered as one of the major hardware blocks causing a bottleneck in terms of power dissipation and delay in most of the fast processing systems. Multiplication operation consumes high power and more hardware resources when compared to other arithmetic operations. This paper highlights the design and FPGA implementation of 4-bit Binary Vedic multiplier. The simulation of the vedic multipliers is carried out using Xilinx 2018 software with the HDL Verilog. The design is implemented and synthesized using FPGA board (Zed board). Also, the output is visualized using the board The performance analysis is conducted for the Vedic Binary multiplier designed with various adder architectures.

Published in: 2023 Second International Conference on Electrical, Electronics, Information and Communication Technologies (ICEEICT)